

2. 4GHz

SOC

JZRT202

: V1.0

: 2019-03



JZRT202

2.400-2.483GHz

ISM

MCU

ACK

MCU I/O
/

JZRT202

/

1

2dBm

19mA

15mA

2uA

2

5

1

3

250K/1M/2Mbps

-91/-87/-83dBm

8dBm

4

MCU

OTP 4K×16Bit

RAM 176×8Bit

MCU

12

ADC

WDT

PWM



SPI		CRC	
64	32 FIFO	FIFO	SCP16
1M/2Mbps 250kbps		$\pm 40\text{ppm}$ $\pm 20\text{ppm}$	2.2~3.3V -40~+85
GFSK			
RSSI		10 GPIO	







17.2.1 8

17.2.2 8

17.2.3

17.2.4 TIMER0



21.3.7 PWM

22. MCU

22.1 MCUDC

22.2 MCUAC



1.

1. JZRT202

		(VCC = 3V±5%, TA=25)			
ICC			2		uA
	1		30		uA
	3		650		uA
	2		780		uA
	(-35dBm)		9		mA
	(-20dBm)		9.5		mA
	(0dBm)		16		mA
	(2dBm)		19		mA
	(8dBm)		30		mA
	(13dBm)		66		mA
	(250Kbps)		15		mA
	(1Mbps)		15.5		mA
(2Mbps)		16.5		mA	
f_{OP}		2400		2483	MHz
PLL_{res}			1		MHz
f_{XTAL}			16		MHz
DR		0.25		2	Mbps
f_{250K}	@250Kbps		125	150	KHz
f_{1M}	@1Mbps		160	300	KHz
f_{2M}	@2Mbps		320	550	KHz
FCH_{250K}	@250Kbps		1		MHz
FCH_{1M}	@1Mbps		1		MHz
FCH_{2M}	@2Mbps		2		MHz
PRF		2	8	8	dBm
PRFC		-35		8	dBm
PBW1	20dB 250Kbps		500		KHz
PBW2	20dB 1Mbps		1		MHz
PBW3	20dB 2Mbps		2		MHz



1

RX_{max}	<0.1%		0	dBm
$RXSENS1$	@250Kbps		-91	dBm
$RXSENS2$	@1Mbps	ρ 0.1%BER	-87	dBm
$RXSENS3$	@2Mbps	ρ 0.1%BER	-83	dBm
C/I_{CO}		@250kbps	2	dBc
C/I_{1ST}	3	@2Mbps	-8	dBc
C/I_{2ND}	2	@250kbps	-18	dBc
C/I_{3RD}	3	@250kbps	-24	dBc
C/I_{4TH}	4	@250kbps	-28	dBc
C/I_{5TH}	5	@250kbps	-32	dBc
C/I_{6TH}	6	@250kbps	-35	dBc
C/I_{CO}		@1Mbps	10	dBc
C/I_{1ST}	1	@1Mbps	1	dBc
C/I_{2ND}	2	@1Mbps	-18	dBc
C/I_{3RD}	3	@1Mbps	-23	dBc
C/I_{4TH}	4	@1Mbps	-28	dBc
C/I_{5TH}	5	@1Mbps	-32	dBc
C/I_{6TH}	6	@1Mbps	-35	dBc
C/I_{CO}		@2Mbps	10	dBc
C/I_{1ST}	1	@2Mbps	-6	dBc
C/I_{2ND}	2	@2Mbps		dBc




2

2. JZRT202



		-0.3		3.6	
		-0.3		3.6	
		VSS		VDD	
	(TA=-40 ~85)			300	mW
		-40		85	
		-40		125	

3.






1 GND P




上电复位 : 10ms



PWR_DN -> STB1 : 10ms
STB1 -> DWD_DN :



-> STB2 : 10us
-> STB3 : 10us





JZRT202

JZRT202

PWR_UP

5.2 -I STB1
-I



2
3
4


CE 1
PRX

WPX




6.6

5



6.

6.8 DATA FIFO



7. FIFO

JZRT202	TX_FIFO	RX_FIFO	SPI	FIFO	W_TX_PAYLOAD
W_TX_PAYLOAD_NO_ACK	TX_FIFO		MAX_RT	TX_FIFO	
R_RX_PAYLOAD	RX_FIFO		payload	R_RX_PL_WD	payload
FIFO					FIFO_STATUS

6.9

JZRT202		IRQ	IRQ		TX_DS
RX_DR	MAX_RT	1	0	IRQ	MCU
					'1'



I RQ

1

I RQ

7. SPI

JZRT202	SPI		JZRT202	SPI	
MCU			4Mbps		- SPI
1Mbps					
SPI	SPI	8	MCU	I/O	SPI
	CSN	1 0		CSN	1 0
					0 SPI
					MISO

9. SPI

I/O	SPI
CSN	
SCK	
MOSI	
MISO	



7.1 SPI

11. SPI

<
<

>

>

R_REGISTER	000A AAAA	1 to 5	AAAAA=5bit
W_REGISTER	001A AAAA	1 to 5	AAAAA=5bit -I
R_RX_PAYLOAD	0110 0001	1 to 32/64	0 RXFIFO
W_TX_PAYLOAD	1010 0000	1 to 32/64	0
FLUSH_TX	1110 0001	0	TX FIFO
FLUSH_RX	1110 0010	0	RX FIFO
REUSE_TX_PL	1110 0011	0	PTX FLUSH_TX
ACTIVATE	0101 0000	1	0x73
DEACTIVATE			R_RX_PL_WID W_TX_PAYLOAD_NOACK W_ACK_PAYLOAD 0x8C
R_RX_PL_WID	0110 0000	0	RXFIFO RX-payload
W_ACK_PAYLOAD	1010 1PPP	1 to 64	Rx PIPE PPP PPP 000 101 ACK 2 ACK PIPE 0
W_TX_PAYLOAD_NOACK	1011 0000	1 to 32/64	0 TX
CE_FSPI_ON	1111 1101	1	SPI CE 1 0x00



www.wxj.zkj.com

0510-88278755

2.4G

JZRT202

SOC

CE_FSPI_OFF

1111 1100

1

SMP



12 SPI



	PWR_UP	1	0	R/W	1: POWER_UP 0: POWER_DOWN
	PRIM_RX	0	0	R/W	RX/TX 1: PRX 0: PTX
01	EN_AA Enhanced Burst				EN_AA 0X00
	Reserved	7:6	00	R/W	Only 00 allowed
	ENAA_P5	5	0	R/W	pipe5
	ENAA_P4	4	0	R/W	pipe4
	ENAA_P3	3	0	R/W	pipe3
	ENAA_P2	2	0	R/W	pipe2
	ENAA_P1	1	0		

22H



02	EN_RXADDR				
	Reserved	7:6	00	R/W	Only 00 allowed
	ERX_P5	5	0	R/W	data pipe 5
	ERX_P4	4	0	R/W	data pipe 4
	ERX_P3	3	0	R/W	data pipe 3
	ERX_P2	2	0	R/W	data pipe 2
	ERX_P1	1	0	R/W	data pipe 1



09*	DATAOUT				DATAOUT_SEL=0
	ANADATA7	7	0	R	RSSI 3
	ANADATA6	6	0	R	RSSI 2
	ANADATA5	5	0	R	RSSI 1
	ANADATA4	4	0	R	RSSI 0
	ANADATA3	3	0	R	RSSI 3
	ANADATA2	2	0	R	RSSI 2
	ANADATA1	1	0	R	RSSI 1
	ANADATA0	0	0	R	RSSI 0
0A	RX_ADDR_P0	39:0	0xE7 E7E 7E7E 7	R/W	data pipe 0 5 SETUP_AW
0B	RX_ADDR_P1	39:0	0xC2 C2C 2C2C 2	R/W	data pipe 1 5 SETUP_AW
0C	RX_ADDR_P2	7:0	0xC3	R/W	data pipe 2 RX_ADDR_P1[39:8]
0D	RX_ADDR_P3	7:0	0xC4	R/W	data pipe 3 RX_ADDR_P1[39:8]
0E	RX_ADDR_P4	7:0	0xC5	R/W	data pipe 4 RX_ADDR_P1[39:8]
0F	RX_ADDR_P5	7:0	0xC6	R/W	data pipe 5 RX_ADDR_P1[39:8]
10	TX_ADDR	39:0	0xE7E7E 7E7E 7	R/W	PTX RX_ADDR_P0 ACK
11	RX_PW_P0				data pipe 0 RX payload
	Reserved	7	0	R/W	Only 0 allowed



RX_PW_P0

6:0 0000000

R/W data p




17*	FIFO_STATUS				FIFO
	N/A	7	0	R	
	TX_REUSE	6	0	R	REUSE_TX_PL 1 W_TX_PAYLOAD W_TX_PAYLOAD_NOACK DEACTIVATE FLUSH TX
	TX_FULL	5	0	R	TX FIFO 1: TX FIFO 0: TX FIFO
	TX_EMPTY	4	1	R	TX FIFO 1: TX FIFO 0: TX FIFO
	N/A	3	0	R	
	N/A	2	0	R	
	RX_FULL	1	0	R	RX FIFO 1: RX FIFO 0: RX FIFO
	RX_EMPTY	0	1	R	RX FIFO 1: RX FIFO 0: RX FIFO
9*	DEMOD_CAL	7:0			
	CHIP	7	0	R /W	1: 0:
	CARR	6:5	00	R/W	11: CHIP 1 00:
	GAUS_CAL	4:1	0111	R/W	DAC 1111: 1000: 0000:




A*

N/A	47:46	01	R/W		
BW_500K	45	0	R/W	0	
				1	
GC_500K	44	1	R/W	0	
				1	
IRQ_inv_sel	43	0	R/W	IRQ	EN_PA
				1	
				0	



B/M





					-II DVDD LDO
					LDO 1: 0:
	BPF_CTRL_BW	32	0	R/W	1dB 1: x1 0: x0.85
	BPF_CTRL_GAIN	31	1	R/W	1: 5dB 0: 19dB
	VCOBUF_IC	30:29	01	R/W	VCO MIXH 00: 600uA 01: 800uA 10: 1mA 11: 1.2mA
	VCO_CT	28:27	01	R/W	VCO 00: VCO 11: VCO
	CAL_VREF_SEL	26	1	R/W	VCO 1: 1.15V 0: 1.25V
	SPI_CAL_EN	25	0	R/W	VCO 0 1 VCO VCO
	PREAMP_CTM	24:22	011	R/W	PA driver 000: 399fF 100: 171fF 111: 0fF
	DA_LPF_BW	21	1	R/W	DAC 1: 0:
	R_CTM	20:19	0 1	R/W	LNA 00: 2.45GHz 01: 2.52GHz 10: 2.59GHz 11: 2.66GHz



Register Name	Bit Range	Width	Access	Default	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15	Bit 16	Bit 17	Bit 18	
RCCAL_EN		1	R/W																					
EN_VCO_CAL		1	R/W																					
PRE_BC	16:14	3	R/W	00																				
VCO_CODE_IN	13:10	4	R/W	0000																				
RCCAL_IN	9:4	6	R/W	010100																				
CPSEL	3:2	2	R/W	01																				
DATAOUT_SEL		1	R/W	0																				
RSSI_SEL		1	R/W	0																				
DEM_CAL2	23:0	24																						
PIN	23:21	3	R/W	00																				



	EN_RX	20	0	R/W	1: 0:
	DELAY1	19	0	R/W	1: 0:
	DELAY0	18	0	R/W	1: 0:
	TH1	17	1	R/W	DVDD LDO -II LDO 1 1: 0:
	PTH	16:13	0110	R/W	24 =PTH+16 1000: 24 0110: 22 0000: 16
	SYNC_SEL	12	1	R/W	4 1: 3bit 0: 2bit
	DECOD_INV	11	1	R/W	1 1: 0:
	GAIN1	10:7	1110	R/W	1110
	GAIN2	6:1	00010 1	R/W	000101
	AGGRESSIVE	0	1	R/W	1: 0:
1C	DYNPD				PAYLOAD
	Reserved	7:6	00	R/W	Only 00 allowed



	DPL_P5	5	0	R/W	PIPE 5 (EN_DPL	PAYLOAD ENAA_P5)
	DPL_P4	4	0	R/W	PIPE 4 (EN_DPL	PAYLOAD ENAA_P4)
	DPL_P3	3	0	R/W	PIPE 3 (EN_DPL	PAYLOAD ENAA_P3)
	DPL_P2	2	0	R/W	PIPE 2 (EN_DPL	PAYLOAD ENAA_P2)
	DPL_P1	1	0	R/W	PIPE 1 (EN_DPL	PAYLOAD ENAA_P1)
	DPL_P0	0	0	R/W	PIPE 0 (EN_DPL	PAYLOAD ENAA_P0)
1D*	FEATURE	7:0		R/W		
	Reserved	7	0	R/W	Only 00 allowed	
	MUX_PA_IRQ	6	0	R/W	IRQ PIN 0 IRQ 1 EN_PA	EN_PA PIN PIN
	CE_SEL	5	0	R/W	CE 0 CE 1 CE	CE
	DATA_LEN_SEL	4:3	00	R/W	11: 64byte 512bit 00: 32byte 256bit	
	EN_DPL	2	0	R/W	PAYLOAD	
	EN_ACK_PAY	1	0	R/W	ACK PAYLOAD	
	EN_NOACK	0	0	R/W	W_TX_PAYLOAD_NOACK	
1E*	RF_CAL	23:0		R/W	(
	EN_CLK_OUT	23	0	R/W	1: PAD 2:	CLK_OUT
	DA_VREF_MB	22:20	101	R/W	DAC 111: 000:	DAC
	DA_VREF_LB	19:17	110	R/W	DAC 111: 000:	DAC



	DA_LPF_CTRL	16	1	R/W	DAC
					1: x0.8
					0: x0.5

RSSI_EN 15 0 R/W

RSSI

1: RSSI

0: RSSI

RSSI_Gain_CTR 14:13 01 R/W

RSSI

00:

01: -6dB

10: -12dB

11: -18dB

MIXL_GC 12 1 R/W

MIXL

1: 14dB

0: 8dB

PA_BC 11:10 11 R/W

PA

00: x1

01: x

J

8dB



	LNA_HCURRE	2	1	R/W	LNA
					1:
					0:



					2Mbps RX_ACK_TIME×16 us
					1Mbps RX_ACK_TIME×32 us
					250kbps RX_ACK_TIME×128 us

1 13 0X1B 0X1F 0X19 0X1A 0X1E
2 / / / bit bit

9.
9.1

14 I



14 /

9.2

15 III

15.

3	3~5	10bit			(0~32/64)	CRC (0/2)
		7bit	PID 2bit	NO_ACK 1bit		

9.3 ACK

ACK 16 II

16. ACK

3	3~5	10bit				CRC (0/2)
		7bit	PID 2bit	NO_ACK 1bit		




10. MCU

10.1

CPU
 OTP 4K× 16Bit 3
 RAM 176× 8Bit RB
 8
) (68
 12 ADC 8 8 TIMER0 TIMER2
 16 TIMER1
 WDT RC 8MHz
 PWM

2.5V—3.3V@8MHz -40 —85
 2.2V—3.3V@4MHz -40 —85

10.2





10.3

CONFIG MCU OTP

1 OSC()

INTRC RC

2 WDT()

ENABLE

DI SABLE

3 PROTECT()

DI SABLEOTP

ENABLEOTP

4






11. CPU

11.1

11.1.1

OTP:4K



11.1.1.1

(0000H)

13. JZRT202

0000H

LVR

0000H

STATUS

PD TO

ROM


```

        ORG      0000H
        JP      START
        ORG      0010H
        START
        END

```




· TABLE_DATAH



14.

...
LDIA

02H

;
;



PCL

1

PCL ACC

PC

ACC

PCLATH PC

PCL

PCLATH

OTP	LDIA LD	01H PCLATH,A		PCLATH
	...	PCL		
	ADDR		;ACC+PCL	
0110H:	JP	LOOP1	;ACC=0	LOOP1
0111H:	JP	LOOP2	;ACC=1	LOOP2
0112H:	JP	LOOP3	;ACC=2	LOOP3
0113H:	JP	LOOP4	;ACC=3	LOOP4
0114H:	JP	LOOP5	;ACC=4	LOOP5
0115H:	JP	LOOP6		

OTP	CLR	PCLATH		
	...	PCL		
	ADDR		;ACC+PCL	
00FDH:	JP	LOOP1	;ACC=0	LOOP1
00FEH:	JP	LOOP2	;ACC=1	LOOP2
00FFH:	JP	LOOP3	;ACC=2	LOOP3
0100H:	JP	LOOP4	;ACC=3	0000H
0101H:	JP	LOOP5	;ACC=4	0001H
0102H:	JP	LOOP6	;ACC=5	0002H

0



11.1.2

INDF	00H	INDF	80H	INDF	100H	INDF	180H
TMR0	01H	OPTION REG	81H	TMR0	101H	OPTION REG	181H
PCL	02H	PCL	82H	PCL	102H	PCL	182H
STATUS	03H	STATUS					



15. JZRT202

512× 8
/

180-197H

00H-1FH 80-9FH 100-11FH



17. MCU

Bank2

		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
00H	INDF		FSR							xxxxxxx
01H	TMR0	TIMER0								xxxxxxx
02H	TMR1	PCL								00000000
03H	STATUS	IR P	RP1	RP0	TO	PD	Z	DC	C	00011xxx
04H	FSR									xxxxxxx
05H	PORTA	RA7	----	RA5	RA4	RA3	----	----	---	x-xxx---
06H	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	----	xxxxxxx-
07H	PORTC	---	----	----	----	----	RC2	RC1	RC0	-----xxx
09H	PORTE	---	----	----	----	----	RE2	RE1	----	-----xx-
0AH	PCLATH	---	---	----	----		4			----0000
0BH	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	00000000
0CH	PIR1	---	ADIF	----	----	----	----	TMR2IF	TMR1IF	-0---000
0EH	TMR1L	16	TIMER1							xxxxxxx
0FH	TMR1H	16	TIMER1							xxxxxxx
10H	T1CON	----	----	T1CKPS1	T1CKPS0	----	----	----	TMR1ON	--00---0
11H	TMR2	TIMER2								00000000
12H	T2CON	----	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0				

1'0(2

0





		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
80H	INDF				FSR					xxxxxxx
81H	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	11111111
82H	PCL		PC							00000000
83H	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	C	00011xxx
84H	FSR									xxxxxxx
85H	TRISA	----	----	----	TRISA4	TRISA3	TRISA2	----	----	---111--
86H	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	----	1111111-
87H	TRISC	----	----	----	----	----	TRISC2	TRISC1	----	----11-
89H	TRISE	----	----	----	----	----	TRISE2	TRISE1	----	----11-
8AH	PCLATH	----	----	----	----			4		----0000
8BH	INTCON	GIE	PEIE	T01E	INTE	RBIE	TOIF	INTF	RBIF	00000000



```

LDIA    IFH
LD      FSR,A      ;间接寻址指针指向 1FH
CLRB    STATUS,IRP
LOOP:
INCR    FSR      ;地址加 1, 初始地址为 30H
CLR     INDF     ;清零 FSR 所指向的地址
LD      7FH
SUBA    FSR
SNZB   STATUS    ;若不为零至 FSR 地址为 7FH
JP     LOOP

```

11.3


8

SP

SP

PC

PC ,



16.

“ ”



11.4

ACC

11.4.1



ALU 8Bit

MCU

ALU

STATUS

ACC

CPU

8Bit

ALU

ALU

11.4.2 ACC

ACC

LD	A,R01	;	R01	ACC
LD	R02,A	;	ACC	R02

ACC

LDIA	30H	;给 ACC 赋值 30H		
ANDIA	30H	;将当前 ACC 的值跟立即数 30H 进行“与”操作,结果放入 ACC		
XORIA	30H	;将当前 ACC 的值跟立即数 30H 进行“异或”操作,结果放入 ACC		

ACC

HSUBA	R01	;	ACC-R01	ACC
HSUBR	R01	;	ACC-R01	R01

ACC

SUBA	R01	;	R01-ACC	ACC
SUBR	R01	;	R01-ACC	R01

11.5 (STATUS)

STATUS

1 ALU

2

3

GPR SFR

STATUS

Z DC

C

STATUS

3

1

TO PD

STATUS

CLR STATUS

3

Z

1

STATUS

000uu1uu

u=

CLRB

SETB

SWAPA

SWAPR

STATUS

19.

STATUS 03H

03H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	C
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	0	0	0	1	1	X	X	X

50



www.wxjzky.com

0510-88278755

2.4G

JZRT202
SOC

TO PD
20-1. PD

TO PD

TO PD



TIMER0

WDT

TIMER0

WDT

```
CLRWDW          ;WDT
LDIA             B'00xx0xxx'
LD               OPTION_REG,A
```

11.7

OPTION_REG = 0

0





WDT TIMERO 8 WDT 18ns

WDT OPTION_REG WDT

" CLRWDT" " STOP" WDT

WDT WDT

WDT " CLRWDT"

WDT " CLRWDT" WDT

WDT STATUS " TO"

WDT

1. WDT " CLRWDT" WDT

2. WDT " "

3. WDT WDT

4. WDT WDT

WDT

11.8.2

WDTCON

22

WDTCON(105H)

105H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WDTCON	----	----	----	----	----	----	----	SWDTEN
R/W	----	----	----	----	----	----	----	R/W
	----	----	----	----	----	----	----	0

Bit7-1 0

Bit0 SWDTEN

1= WDT

0= WDT

12

12.1

4

Q1 Q2 Q3 Q4

IC Q1 PC Q4

Q1 Q4 4



13.2.2


13.3

14.

14.1

14.2





20. RB



15.2 PORTB

15.2.1 PORTB



15.2.2 PORTB

95H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	----
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	----
	0	0	0	0	0	0	0	----



15.3 PORTC

15.3.1 PORTC

07H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PORTC	----	----	----	----	----	RC2	RC1	RC0
R/W	----	----	----	----	----	R/W	R/W	R/W
	----	----	----	----	----	x	x	x

87H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TRISC	----	----	----	----	----	TRISC2	TRISC1	TRISC0
R/W	----	----	----	----	----	R/W	R/W	R/W
	----	----	----	----	----	1	1	1



```

CLR    PORTC    ;
LDIA   B'01110000' ; PORTC<3:0>
LD     TRISC,A

```

15.3.2 PORTC

18FH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WPUC	----	----	----	----	----	WPUC2	WPUC1	----
R/W	----	----	----	----	----			



15.5 I/O


15.5.1 I/O



15.6 I/O

15.6.1 I/O 接口电路


I/O



21. I/O ESD



16.
16.1





16.2
16.2.1

0BH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	0	0	0	0	0	0	0	0

Bit7 **GIE: 全局中断允许位**
1=允许所有未被屏蔽的中断
0=禁止所有中断

Bit6 **PEIE: 外设中断允许位**
1=允许所有未被屏蔽的外设中断
0=禁止所有外设中断

Bit5 **TOIE: TIMER0 溢出中断允许位**
1=允许 TIMER0 溢出中断
0=禁止 TIMER0 溢出中断

Bit4 **INTE: INT 外部中断允许位**
1=允许 INT 外部中断
0=禁止 INT 外部中断

Bit3 **RBIE: PORTB 电平变化中断允许位(1)**
1=允许 PORTB 电平变化中断
0=禁止 PORTB 电平变化中断

Bit2 **TOIF: TIMER0 溢出中断标志位(2)**
1=TIMER0 寄存器已经溢出 (必须由软件清除)
0=TIMER0 寄存器未发生溢出

Bit1 **INTF: INT 外部中断标志位**
1=发生 INT 外部中断 (必须由软件清除)

IOCB
TOIF TMR0 0 1 TMR0 TOIF



16.2.2

8CH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PIE1	----	ADIE	----	----	----	----	TMR2IE	TMR1IE
R/W	----	R/W	---	----	----	----	R/W	R/W
	----	0	----	----	----	----	0	0




16.3

ORG



17. TI MERO

17.1 TI MERO




23. TI MERO/WDT



17.3 TMR0

17.4 TMR0

01H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMR0								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	X	X	X	X	X	X	X	X



24. TIMER1



18.2 TIMER1

18.3 TIMER1

18.4 TIMER1



1CON



19.2 TIMER2

19.3 TIMER2

11H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMR2								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	0	0	0	0	0	0	0	0


12H Bit7 Bit6 Bit5





20. ADC

20.1 ADC



26. ADC

20.2 ADC

20.2.1



20.2.2

ADC

CHS

2.3 ADC

AD

GND

- FOSC/8
- FOSC/16
- FOSC/32
- FRC

TAD

12

49

TAD

TAD

26

ADC

26

ADC				
ADC	ADCS<1:0>	8MHz	4MHz	1MHz
Fosc/8	00	49.0μs	98.0μs	392.0μs
Fosc/16	01	98.0μs	196.0μs	784.0μs
Fosc/32	10	196.0μs	392.0μs	1.5ms
FRC	11	1-3ms	1-3ms	1-3ms

PS

20.2.5 ADC

ADC

ADC

PI R1

ADI F

ADC

PI E1

ADI E

ADI F

ADI F

1



ADC

STOP



20.3.1

ADC





LDIA	B'1000000'	
LD	ADCON1,A	
SETB	TRISA,0	PORTA.0
LDIA	B'11000001'	
LD	ADCON0,A	
CALL	DELAY	
SETB	ADCON0,GO	
SZB	ADCON0,GO	AD
JP	\$-1	
LD	A,ADRESH	AD
LD	RESULTH,A	
LD	A,ADRESL	AD
LD	RESULTL,A	




20.4 ADC

RAM

AD	ADCON0(1FH)							
1FH	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCON0	ADCS1	ADCS0	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	0	0	0	0	0	0	0	0

Bi 7





AD

“ ”



21. PWM

PWM1 PWM2 PWM1 PWM2


21.1 PWM

PWM
TIMER2

PWM

PWM CCP1CON 17H

17H	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CCP1CON	----	----	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
	----	----	R/W	R/W	R/W	R/W	R/W	R/W
	----	----	0	0	0	0	0	0



B o % ° € Ø € €



1.3 PWM

28. QP

T2CON

CCPxCON

PWM

PWM

CCPx

10

PWM

CCPx

TRIS

CCPx

27. PWM

28. CCPWM


21.3.1 P



$$T_{osc=1} = \frac{PWM}{(PR2)+1} \cdot 4 \cdot T_{osc} \cdot (TMR2)$$

TMR2 PR2 3
 TMR2
 CCPx 1 PWM =0% CCPx 1
 PWM CCPRxL CCPRxH

21.3.2 PWM





21. 3. 3 PWM

26. PWM

$F_{osc}=8MHz$



22. MCU

22.1 MCUDC

	VDD						
VDD	-	8MHz	2.5	-	3.3	V	
	-	4MHz	2.2	-	3.3	V	
Idd	3V	ADC	-	2	-	mA	
	2V	ADC	-	1	-	mA	
Istb	3V	----	-	0.1	10	μA	
Vil	2V	----	-	0.1	5	μA	



22.3

	-4								
NOP								1	None
STOP								1	TO,PD
CLRWDT								1	TO,PD
	-4								
LD	[R],A	ACC						1	NONE
LD	A,[R]	R						1	Z
TESTZ	R							1	Z
LDIA	i		i	ACC				1	NONE
	-16								
	CLR A	ACC						1	Z
SET	[R]					R		1	NONE
CLR	[R]					R		1	Z
ORA	[R]	R	ACC		" "		ACC	1	Z
ORR	[R]	R	ACC		" "		R	1	Z
ANDA	[R]	R	ACC		" "		ACC	1	Z
ANDR	[R]	R	ACC		" "		R	1	Z
XORA	[R]	R	ACC		" "		ACC	1	Z
XORR	[R]	R	ACC		" "		R	1	Z
SWAPA	[R]	R					ACC	1	NONE
SWAPR	[R]	R					R	1	NONE
COMA	[R]	R				ACC		1	Z
COMR	[R]	R				R		1	Z
XORIA	i	ACC		i	" "		ACC	1	Z
ANDIA	i	ACC		i	" "		ACC	1	Z

=

